Open Access System for Information Sharing

Login Library
검색

  OASIS Repository@POSTECHLIBRARY

Search Result

Applied search limites :
Applied search limites :
Applied search limites :
Add filters:Use filters to refine the search results.
Results 41-43 of 43 (Search time: 0.002 seconds).
Item hits:
Conference
USB 2.0 high-speed PHY interface를 위한 전송선의 Verilog modeling

2014 SoC 학술대회, 2014-05-17

Conference
Verilog Synthesis of USB 2.0 Full-speed Device PHY IP

International SoC Design Conference, 2013-11-19

Conference
USB 2.0 high-speed PHY interface를 위한 전송선의 Verilog modeling

대한전자공학회 SoC 학술대회, 2014-05-17

1 previous 2 3 4 5

Discover

Date issued

개인정보처리방침 Personal Information Protection Policy

library@postech.ac.kr Tel: 054-279-2548

Copyrights © by 2017 Pohang University of Science ad Technology All right reserved.

Browse

Login Library Help