Conference
Cited 0 time in 
Cited 0 time in 
Cited 0 time in
Metadata Downloads
USB 2.0 high-speed PHY interface를 위한 전송선의 Verilog modeling
- Title
- USB 2.0 high-speed PHY interface를 위한 전송선의 Verilog modeling
- Date Issued
- 2014-05-17
- Publisher
- 대한전자공학회
- Article Type
- Conference
- Citation
- 대한전자공학회 SoC 학술대회, 2014-05-17
- Files in This Item:
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
Communities & Collection
Related Researcher
- 김병섭KIM, BYUNGSUB
- Dept of Electrical Enginrg