USB 2.0 high-speed PHY interface를 위한 전송선의 Verilog modeling
트윗하기
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.