A Dual-Retention Time Architecture towards Secure and High Performance STT-RAM Main Memory Subsystem
- Title
- A Dual-Retention Time Architecture towards Secure and High Performance STT-RAM Main Memory Subsystem
- Authors
- 이승구; 이태민; 유승주
- Date Issued
- 2014-02-25
- Publisher
- 한국반도체연구조합
- URI
- https://oasis.postech.ac.kr/handle/2014.oak/65750
- Article Type
- Conference
- Citation
- 한국반도체학술대회, 2014-02-25
- Files in This Item:
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.