Reducing Read Latency in Phase-Change RAM-based Main Memory
- Reducing Read Latency in Phase-Change RAM-based Main Memory
- 이승구; 이성광; 유승주
- POSTECH Authors
- 이승구; 유승주
- Date Issued
- Article Type
- The 54th IEEE International Midwest Symposium on Circuits and Systems, page. 1 - 4, 2011-08-10
- Files in This Item:
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.