Power Modeling of Parameterized Designs at Register Transfer Level
- Title
- Power Modeling of Parameterized Designs at Register Transfer Level
- Authors
- 김영환
- Date Issued
- 2001-11-22
- Publisher
- 대한전자공학회/IEEE
- URI
- https://oasis.postech.ac.kr/handle/2014.oak/54435
- Article Type
- Conference
- Citation
- SOC Design Conference, page. 629 - 632, 2001-11-22
- Files in This Item:
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.