Generalized trellis stereo matching with systolic array
SCIE
SCOPUS
- Title
- Generalized trellis stereo matching with systolic array
- Authors
- Jeong, H; Park, S
- Date Issued
- 2004-01
- Publisher
- SPRINGER-VERLAG BERLIN
- Abstract
- We present here a real time stereo matching chip which is based on a general trellis form with vergent optical axis. The architecture can deal with general axis angle of cameras with better resolution in given space. For a pair of images with M x N pixels, only O(MN) time is required. The design is highly scalable and fully exploits the concurrent and configurable nature of the algorithm. We implement stereo chip on Xilix FPGA with 208 PEs(Processing Elements) that can obtain disparity range of 208 levels. It can provide the real-time stereo matching for the mega-pixel images.
- URI
- https://oasis.postech.ac.kr/handle/2014.oak/24837
- DOI
- 10.1007/978-3-540-30566-8_32
- ISSN
- 0302-9743
- Article Type
- Article
- Citation
- LECTURE NOTES IN COMPUTER SCIENCE, vol. 3358, page. 263 - 267, 2004-01
- Files in This Item:
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.