Theoretical minimum DC-link capacitance in PWM converter-inverter systems
SCIE
SCOPUS
- Title
- Theoretical minimum DC-link capacitance in PWM converter-inverter systems
- Authors
- Gu, BG; Nam, K
- Date Issued
- 2005-01
- Publisher
- IEE-INST ELEC ENG
- Abstract
- In the PWM converter-inverter system, if the converter current control is fast enough to match the inverter power at all instants, then no current flows through the DC-link capacitor, making the DC-link voltage constant, even with a very small DC-link capacitance. A matching control method making the capacitor current zero suggests the possibility of using a tiny DC-link capacitor. However, in practice, a certain amount of capacitance is required, since the matching control itself is not perfect and there are one-step delays in the PWM. In this work, the authors investigate a theoretical low bound of the DC-link capacitance, considering an extreme case in which the DC-link voltage rises to a maximum value in a single PWM period. Utilising the optimisation technique, the theoretical minimum capacitance is found to be the one that limits the voltage rise below a certain threshold value. Analytical calculation results are compared with MATLAB simulation results.
- Keywords
- VOLTAGE-SOURCE CONVERTER; SCHEME
- URI
- https://oasis.postech.ac.kr/handle/2014.oak/24758
- DOI
- 10.1049/ip-epa:20040980
- ISSN
- 1350-2352
- Article Type
- Article
- Citation
- IEE PROCEEDINGS-ELECTRIC POWER APPLICATIONS, vol. 152, no. 1, page. 81 - 88, 2005-01
- Files in This Item:
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.