A CMOS CODEC chip for a cost effective Group 4 Fax system
SCIE
SCOPUS
- Title
- A CMOS CODEC chip for a cost effective Group 4 Fax system
- Authors
- Seo, SH; Park, HJ; Hong, KS; Kim, JH; Kim, YS; Park, KW
- Date Issued
- 1997-05
- Publisher
- IEEE-INST ELECTRICAL ELECTRONICS ENGI
- Abstract
- A CMOS CODEC chip for image coding and decoding of a Group 4 Fax system was designed, fabricated and tested. The fabricated CODEC chip operates in a parallel pipelined scheme to enhance the throughput and shares a single SRAM chip as a buffer memory with other image processing modules to reduce the system cost. The architecture and the size of coding and decoding LUTs(look up tables) were optimized for the internal 16 bit DSP core used in the CODEC chip. A new algorithm for changing pel(picture element) detection without duplicate data readings from the external buffer memory was adopted to enhance the system speed.
- Keywords
- HUFFMAN
- URI
- https://oasis.postech.ac.kr/handle/2014.oak/21306
- DOI
- 10.1109/30.585525
- ISSN
- 0098-3063
- Article Type
- Article
- Citation
- IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, vol. 43, no. 2, page. 81 - 91, 1997-05
- Files in This Item:
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.