Power consumption estimation of single-electron transistor logic circuits

Abstract

Power consumption of single-electron transistor (SET) logic circuit is described. A detailed analysis of power consumption mechanism is given on the basis of a SET inverter. It has been shown that the static dissipation due to the thermally enhanced normal tunneling becomes significant as the operation temperature increases. Possible means of relaxing the power consumption problem of the SET circuits are discussed.