Open Access System for Information Sharing

Login Library

 

Article
Cited 31 time in webofscience Cited 40 time in scopus
Metadata Downloads

CMOS sense amplifier-based flip-flop with two N-(CMOS)-M-2 output latches SCIE SCOPUS

Title
CMOS sense amplifier-based flip-flop with two N-(CMOS)-M-2 output latches
Authors
Kim, JCJang, YCPark, HJ
Date Issued
2000-03-16
Publisher
IEE-INST ELEC ENG
Abstract
By replacing the NAND SR latch at the output stage of a conventional sense amplifier-based flip-flop (SAFF) hy two N-(CMOS)-M-2 latches, the operating speed of the flip-flop is enhanced by 63% and the power-delay-product is reduced by 28%.
URI
https://oasis.postech.ac.kr/handle/2014.oak/20058
DOI
10.1049/el:20000409
ISSN
0013-5194
Article Type
Article
Citation
ELECTRONICS LETTERS, vol. 36, no. 6, page. 498 - 500, 2000-03-16
Files in This Item:
There are no files associated with this item.

qr_code

  • mendeley

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher

박홍준PARK, HONG JUNE
Dept of Electrical Enginrg
Read more

Views & Downloads

Browse