A 1.25 ps Resolution 8b Cyclic TDC in 0.13 mu m CMOS
SCIE
SCOPUS
- Title
- A 1.25 ps Resolution 8b Cyclic TDC in 0.13 mu m CMOS
- Authors
- Seo, YH; Kim, JS; Park, HJ; Sim, JY
- Date Issued
- 2012-03
- Publisher
- IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
- Abstract
- This paper describes the first implementation of the well-known cyclic ADC architecture into a time-to-digital converter. With an asynchronous clocking scheme, an all-digital 1.5b time-domain multiplying DAC (MDAC) is repetitively used for 8b conversion. The MDAC is based on a 2x time amplifier with an offset-compensated gain calibration scheme. The proposed cyclic TDC, fabricated in a 0.13 mu m CMOS, shows a resolution of 1.25 ps with a total conversion range of +/-160 ps, the maximum operating frequency of 100 MHz, and a power consumption of 4.3 mW at 50 MHz. The measured DNL and INL are +/-0.7 LSB and -3 to +1 LSB, respectively.
- Keywords
- All-digital PLL; time amplifier; time-to-digital converter; TO-DIGITAL CONVERTER
- URI
- https://oasis.postech.ac.kr/handle/2014.oak/15904
- DOI
- 10.1109/JSSC.2011.2176609
- ISSN
- 0018-9200
- Article Type
- Article
- Citation
- IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. 47, no. 3, page. 736 - 743, 2012-03
- Files in This Item:
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.