Novel High-Speed Ternary Logic Using Step-Shaped Threshold Switch

Abstract

We presented the ternary logic using a threshold switch (TS) that enabled faster operation than the existing ternary concept and quantitatively compared it to binary logic in a 5-nm node. TS-ternary inverter shows comparable power and performance to the binary inverter in low to high (high to low) operations. Operations passing through the middle state show large delays but still show the fastest speed among existing ternary concepts. Further, our TS-ternary can be applied to various logic applications, and the noise margin can be optimized by adjusting the threshold voltage of the transistor ( \text{V}_{T,TR} ) and threshold current of TS ( \text{I}_{T} ). Moreover, the ternary layout requires a slightly larger area, but the system complexity is reduced to 71.0% compared with binary. Overall, TS-ternary logic is a promising candidate as a future ternary concept, having fast speed, high density, and applicability to diverse logic applications.