Impact of P/E cycling stress on trap distributions in tunneling and blocking layers for 3-D VNAND flash memory applications
트윗하기
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.