Clock-free MTCMS flip-flops with high speed and low power
SCIE
SCOPUS
- Title
- Clock-free MTCMS flip-flops with high speed and low power
- Authors
- Lee, BH; Kim, YH; Jeong, KO
- Date Issued
- 2005-06
- Publisher
- IEICE-INST ELECTRONICS INFORMATION CO
- Abstract
- This paper proposes two high-performance multi-threshold-voltage CMOS (MTCMOS) F/Fs that are based on the CMOS hybrid-latch F/F and the CMOS semi-dynamic F/F. The proposed F/Fs utilize a clock-gating technique or a data recovery circuit in order to preserve their logic states in the power-down mode. They can change operation modes whether the clock level is high or low, and they provide outputs to fanouts in the power-down mode. When compared with existing clock-free MTCMOS F/Fs, the proposed MTCMOS hybrid-latch F/F shows maximum reduction of average delay, average power, and average power-delay product by 33%, 46%, and 63% for the supply voltage ranging from 0.8 V to 1.2 V. Although outperformed by the MTCMOS hybrid-latch F/F, the proposed MTCMOS semi-dynamic F/F inherits the benefit of the embedded logic from the CMOS SD F/F. Experimental results indicate that the MTCMOS semi-dynamic F/F can be used to implement a logic circuit that is superior to the one designed using the MTCMOS hybrid-latch F/F in speed, power, and area.
- URI
- https://oasis.postech.ac.kr/handle/2014.oak/10323
- DOI
- 10.1093/IETFEC/E88-A
- ISSN
- 0916-8508
- Article Type
- Article
- Citation
- IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, vol. E88-A, no. 6, page. 1416 - 1424, 2005-06
- Files in This Item:
-
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.