An 8-bit 200 MS/s CMOS folding/interpolating analog-to-digital converter
SCIE
SCOPUS
- Title
- An 8-bit 200 MS/s CMOS folding/interpolating analog-to-digital converter
- Authors
- Heo, SC; Jang, YC; Park, SH; Park, HJ
- Date Issued
- 2003-04
- Publisher
- IEICE-INST ELECTRONICS INFORMATION CO
- Abstract
- An 8-bit 200 MS/s CMOS 2-stage cascaded folding/interpolating ADC chip was implemented by applying a resistor averaging/interpolating scheme at the preamplifier outputs and the differential circuits for the encoder logic block, with a 0.35-mum double-poly CMOS process. The number of preamplifiers was reduced to half by using an averaging technique with a resistor array at the preamplifier outputs. The delay time of digital encoder block was reduced from 2.2 ns to 1.3 ns by replacing the standard CMOS logic with DCVSPG and CPL differential circuits. The measured SFDR was 42.5dB at the sampling rate of 200 MS/s for the 10.072 MHz sinusoidal input signal.
- URI
- https://oasis.postech.ac.kr/handle/2014.oak/10282
- ISSN
- 0916-8524
- Article Type
- Article
- Citation
- IEICE TRANSACTIONS ON ELECTRONICS, vol. E86C, no. 4, page. 676 - 681, 2003-04
- Files in This Item:
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.