Open Access System for Information Sharing

Login Library
검색

  OASIS Repository@POSTECHLIBRARY

Browsing by  Author전성환

전체 가 나 다 라 마 바 사 아 자 차 카 타 파 하
All 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:
Showing results 12 to 13 of 13
Conference
Verilog Design of Asynchronous Clock Domain Crossing Techniques in High Speed Digital Transceiver Circuits

ITC-CSCC, 2011-06-22

Conference
Verilog Design of Asynchronous Clock Domain Crossing Techniques in High Speed Digital Transceiver Circuits

International Technical Conference on Circuits/Systems, Computers and Communications, 2011-06-22

1
개인정보처리방침 Personal Information Protection Policy

library@postech.ac.kr Tel: 054-279-2548

Copyrights © by 2017 Pohang University of Science ad Technology All right reserved.

Browse

Login Library Help