Open Access System for Information Sharing

Login Library
검색

  Browse by Researchers
PARK, HONG JUNE(박홍준) scopus
Department
Dept of Electrical Engineering(전자전기공학과)
Major(s)
-

Co-researchers

    Keyword

    Publication & Time Cited Count (For the Last 5 years)

    Results 1-13 of 13 (Search time: 0.001 seconds).
    Export

    Date issued

    Applied search limites :
    Date Issued : [2010 TO 2019] Date Issued : 2017
    Conference
    A 10-GHz Multi-purpose Reconfigurable Built-in Self-Test Circuit for High-Speed Links

    IEEE Asian Solid-State Circuits Conference, 2017-11-07

    Conference
    An FFE TX with 3.8x Eye Improvement by Automatic Impedance Adaptation for Universal Compatibility with Arbitrary Channel and RX Impedances

    Symp. on VLSI Cir. (VLSIC), 2017-06-07

    Conference
    A 16.6-pJ/b 150-Mb/s Body Channel Communication Transceiver with Decision Feedback Equalization Improving 200% Area Efficiency

    Symposium on VLSI Circuits (VLSIC), 2017-06-06

    Conference
    An FFE TX with 3.8x Eye Improvement by Automatic Impedance Adaptation for Universal Compatibility With Arbitrary Channel and RX Impedances

    IEEE Symposium on VLSI Circuits, 2017-06-05

    Conference
    A 16.6-pJ/b 150-Mb/s Body Channel Communication Transceiver with Decision Feedback Equalization Improving > 200x Area Efficiency

    IEEE Symposium on VLSI Circuits, 2017-06-05

    Conference
    A 0.0047mm2 Highly Synthesizable TDC and DCO-less Fractional-NPLL with a Seamless Lock - Range off RER to 1GHz

    IEEE International Solid-State Circuits Conference (ISSCC), 2017-02-07

    Conference
    A Quadrature Relaxation Oscillator with a Process-Induced Frequency-Error Compensation Loop

    IEEE International Solid-State Circuits Conference (ISSCC), 2017-02-07

    Conference
    A 9.3nW All-in-One Bandgap Voltage and Current Reference Circuit

    IEEE International Solid-State Circuits Conference (ISSCC), 2017-02-07

    Conference
    A Time-Based Receiver with 2-tap DFE for a 12Gb/s/pin Single-EndedTransceiver of Mobile DRAM Interface in 0.8V 65nm CMOS

    IEEE International Solid-State Circuits Conference (ISSCC), page. 400 - 402, 2017-02-06

    Conference
    A time-based receiver with 2-tap DFE for a 12Gb/s/pin single-ended transceiver of mobile DRAM interface in 0.8V 65nm CMOS

    IEEE International Solid-State Circuits Conference, 2017-02-05

    Conference
    A 0.0047mm2 Highly Synthesizable TDC- and DCO-Less Fractional-N PLL with a Seamless Lock Range of fREF to 1GHz

    IEEE International Solid-State Circuits Conference, 2017-02-05

    Conference
    A 9.3nW All-in-One Bandgap Voltage and Current Reference Circuit

    IEEE International Solid-State Circuits Conference, 2017-02-05

    Conference
    A Quadrature Relaxation Oscillator with a Process-Induced Frequency-Error Compensation Loop

    IEEE International Solid-State Circuits Conference, 2017-02-05

    1
    개인정보처리방침 Personal Information Protection Policy

    library@postech.ac.kr Tel: 054-279-2548

    Copyrights © by 2017 Pohang University of Science ad Technology All right reserved.

    Browse

    Login Library Help