DC Field | Value | Language |
---|---|---|
dc.contributor.author | 한상혁 | - |
dc.date.accessioned | 2023-04-07T16:38:23Z | - |
dc.date.available | 2023-04-07T16:38:23Z | - |
dc.date.issued | 2022 | - |
dc.identifier.other | OAK-2015-10008 | - |
dc.identifier.uri | http://postech.dcollection.net/common/orgView/200000632682 | ko_KR |
dc.identifier.uri | https://oasis.postech.ac.kr/handle/2014.oak/117462 | - |
dc.description | Master | - |
dc.description.abstract | The huge design space of NPU dataflows of neural networks has led to the development of several exploration tools for the dataflows. However, these tools is limited by its ability to find the optimal design point for the multi neural network applications due to its lack of expressiveness in the syntax of dataflows. Therefore, we suggest a Design Space Exploration tool for multi neural network applications with a novel syntax to express a multi neural network dataflow. The mappability of various networks of this work comes from extracting the hardware model solely and abstracting algorithm dimensions, which ensures the consistent hardware model without any conflicts between diverse neural networks. It is expected to help design the accelerators for target applications of complex and heterogeneous structures of neural networks. | - |
dc.language | eng | - |
dc.publisher | 포항공과대학교 | - |
dc.title | 다중 신경망 가속기의 설계 최적점 탐색 | - |
dc.title.alternative | Dataflow Space Exploration for Multi Neural Network Accelerators | - |
dc.type | Thesis | - |
dc.contributor.college | IT융합공학과 | - |
dc.date.degree | 2022- 8 | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
library@postech.ac.kr Tel: 054-279-2548
Copyrights © by 2017 Pohang University of Science ad Technology All right reserved.