DC Field | Value | Language |
---|---|---|
dc.contributor.author | Kim, Y | - |
dc.contributor.author | Jeong, H | - |
dc.date.accessioned | 2015-06-25T02:05:22Z | - |
dc.date.available | 2015-06-25T02:05:22Z | - |
dc.date.created | 2009-08-19 | - |
dc.date.issued | 2007-02 | - |
dc.identifier.issn | 0916-8532 | - |
dc.identifier.other | 2015-OAK-0000006627 | en_US |
dc.identifier.uri | https://oasis.postech.ac.kr/handle/2014.oak/10387 | - |
dc.description.abstract | In this paper, we present an efficient architecture for connected word recognition that can be implemented with field programmable gate array (FPGA). The architecture consists of newly derived two-level dynamic programming (TLDP) that use only bit addition and shift operations. The advantages of this architecture are the spatial efficiency to accommodate more words with limited space and the absence of multiplications to increase computational speed by reducing propagation delays. The architecture is highly regular, consisting of identical and simple processing elements with only nearest-neighbor communication, and external communication occurs with the end processing elements. In order to verify the proposed architecture, we have also designed and implemented it, prototyping with Xilinx FPGAs running at 33 MHz. | - |
dc.description.statementofresponsibility | open | en_US |
dc.language | English | - |
dc.publisher | IEICE-INST ELECTRONICS INFORMATION CO | - |
dc.relation.isPartOf | IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS | - |
dc.rights | BY_NC_ND | en_US |
dc.rights.uri | http://creativecommons.org/licenses/by-nc-nd/2.0/kr | en_US |
dc.title | A systolic FPGA architecture of two-level dynamic programming for connected speech recognition | - |
dc.type | Article | - |
dc.contributor.college | 전자전기공학과 | en_US |
dc.identifier.doi | 10.1093/IETISY/E90-D | - |
dc.author.google | Kim, Y | en_US |
dc.author.google | Jeong, H | en_US |
dc.relation.volume | E90D | en_US |
dc.relation.issue | 2 | en_US |
dc.relation.startpage | 562 | en_US |
dc.relation.lastpage | 568 | en_US |
dc.contributor.id | 10071832 | en_US |
dc.relation.journal | IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS | en_US |
dc.relation.index | SCI급, SCOPUS 등재논문 | en_US |
dc.relation.sci | SCIE | en_US |
dc.collections.name | Journal Papers | en_US |
dc.type.rims | ART | - |
dc.identifier.bibliographicCitation | IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, v.E90D, no.2, pp.562 - 568 | - |
dc.identifier.wosid | 000244546400022 | - |
dc.date.tcdate | 2019-01-01 | - |
dc.citation.endPage | 568 | - |
dc.citation.number | 2 | - |
dc.citation.startPage | 562 | - |
dc.citation.title | IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS | - |
dc.citation.volume | E90D | - |
dc.contributor.affiliatedAuthor | Jeong, H | - |
dc.description.journalClass | 1 | - |
dc.description.journalClass | 1 | - |
dc.description.wostc | 2 | - |
dc.type.docType | Article | - |
dc.subject.keywordAuthor | speech recognition | - |
dc.subject.keywordAuthor | hidden Markov model (HMM) | - |
dc.subject.keywordAuthor | two-level dynamic programming (TLDP) | - |
dc.subject.keywordAuthor | FPGA | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Information Systems | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Software Engineering | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Computer Science | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
library@postech.ac.kr Tel: 054-279-2548
Copyrights © by 2017 Pohang University of Science ad Technology All right reserved.