Open Access System for Information Sharing

Login Library

 

Conference
Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads
Full metadata record
Files in This Item:
There are no files associated with this item.
DC FieldValueLanguage
dc.contributor.author유승주-
dc.date.accessioned2018-06-18T03:02:53Z-
dc.date.available2018-06-18T03:02:53Z-
dc.date.created2012-03-19-
dc.date.issued2011-08-09-
dc.identifier.urihttps://oasis.postech.ac.kr/handle/2014.oak/59934-
dc.publisherIEEE-
dc.relation.isPartOfInternational Midwest Symposium on Circuits and Systems (MWSCAS)-
dc.relation.isPartOfINTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS)-
dc.titleIntegration of Cache Data Allocation and Voltage/Frequency Scaling for Temperature Constrained Multi-core Systems with 3-D Stacked Cache Memory-
dc.typeConference-
dc.type.rimsCONF-
dc.identifier.bibliographicCitationInternational Midwest Symposium on Circuits and Systems (MWSCAS)-
dc.citation.conferencePlaceKO-
dc.citation.titleInternational Midwest Symposium on Circuits and Systems (MWSCAS)-
dc.contributor.affiliatedAuthor유승주-
dc.description.journalClass1-
dc.description.journalClass1-

qr_code

  • mendeley

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher

유승주YOO, SUNGJOO
Dept of Electrical Enginrg
Read more

Views & Downloads

Browse