Timing Verification for Latch-controlled VLSI Synchronous Systems
- Title
- Timing Verification for Latch-controlled VLSI Synchronous Systems
- Authors
- 김영환
- POSTECH Authors
- 김영환
- Date Issued
- 11-May-1996
- Publisher
- 대한전자공학회
- URI
- http://oasis.postech.ac.kr/handle/2014.oak/54568
- Article Type
- Conference
- Citation
- Proceedings of KITE CAD & VLSI Design Conference, page. 48 - 51, 1996-05-11
- Files in This Item:
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.