OASIS Repository @POSTECHLIBRARY: Search

Researcher hits:

Results 1-2 of 2 (Search time: 0.002 seconds).

Item hits:

Issue Date	Title
2013-Nov	Verilog Synthesis of USB 2.0 Full-speed Device PHY IP International SoC Design Conference, 2013-11-19 심재윤; 신기범; 성기환; 여동희; 김병섭; 박홍준
2013-Nov	Verilog Synthesis of USB 2.0 Full-speed Device PHY IP International SoC Design Conference, 2013-11-19 김병섭; 신기범; 성기환; 여동희; 심재윤; 박홍준

Open Access System for Information Sharing