Topology Synthesis of Cascaded Crossbar Switches
SCIE
SCOPUS
- Title
- Topology Synthesis of Cascaded Crossbar Switches
- Authors
- Jun, MJ; Yoo, SJ; Chung, EY
- Date Issued
- 2009-06
- Publisher
- IEEE-INST ELECTRICAL ELECTRONICS ENGI
- Abstract
- Performance requirements of on-chip network increase as system-on-chips (SoCs) are becoming more and more complex. For high-performance applications, crossbar switch-based networks are replacing the traditional shared buses as the backbone networks in SoCs. In this paper, we tackle the topology design of on-chip networks with crossbar switches in a cascaded fashion. We also resolve the unacceptable complexity of our previous method based on mixed integer linear programming by a heuristic method. Experimental results show that the proposed method overcomes the frequency limitation of the single crossbar-based design, particularly when the wire delay effect is considered. The proposed heuristic method also achieves more area reduction (up to 69.5%) over the existing methods, and finds as good solutions as the exact method while the synthesis time is saved by orders of magnitude.
- Keywords
- Embedded systems; on-chip networks; synthesis; system-on-a-chip (SoC); DESIGN
- URI
- https://oasis.postech.ac.kr/handle/2014.oak/28607
- DOI
- 10.1109/TCAD.2009.2017079
- ISSN
- 0278-0070
- Article Type
- Article
- Citation
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, vol. 28, no. 6, page. 926 - 930, 2009-06
- Files in This Item:
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.