Article
Cited 21 time in 
Cited 27 time in 
Cited 27 time in
Metadata Downloads
Full metadata record
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Jang, YC | - |
| dc.contributor.author | Bae, SJ | - |
| dc.contributor.author | Park, HJ | - |
| dc.date.accessioned | 2016-03-31T12:44:36Z | - |
| dc.date.available | 2016-03-31T12:44:36Z | - |
| dc.date.created | 2009-02-28 | - |
| dc.date.issued | 2003-09-18 | - |
| dc.identifier.issn | 0013-5194 | - |
| dc.identifier.other | 2003-OAK-0000003744 | - |
| dc.identifier.uri | https://oasis.postech.ac.kr/handle/2014.oak/18300 | - |
| dc.description.abstract | A digital duty cycle correction circuit with a fixed-delay rising-edge output is proposed for use in applications with the multi-phase clock and the standby mode. Two integrators are used in the duty cycle detector to eliminate the effect of reference voltage variations. The output duty cycle is adjusted to 50 +/- 0.25% throughout the input duty cycle range from 20% to 80% at the frequency of 1.25 GHz. 0.18 mum CMOS technology is used in this work. | - |
| dc.description.statementofresponsibility | X | - |
| dc.language | English | - |
| dc.publisher | IEE-INST ELEC ENG | - |
| dc.relation.isPartOf | ELECTRONICS LETTERS | - |
| dc.title | CMOS digital duty cycle correction circuit for multi-phase clock | - |
| dc.type | Article | - |
| dc.contributor.college | 전자전기공학과 | - |
| dc.identifier.doi | 10.1049/EL:20030908 | - |
| dc.author.google | Jang, YC | - |
| dc.author.google | Bae, SJ | - |
| dc.author.google | Park, HJ | - |
| dc.relation.volume | 39 | - |
| dc.relation.issue | 19 | - |
| dc.relation.startpage | 1383 | - |
| dc.relation.lastpage | 1384 | - |
| dc.contributor.id | 10071836 | - |
| dc.relation.journal | ELECTRONICS LETTERS | - |
| dc.relation.index | SCI급, SCOPUS 등재논문 | - |
| dc.relation.sci | SCI | - |
| dc.collections.name | Journal Papers | - |
| dc.type.rims | ART | - |
| dc.identifier.bibliographicCitation | ELECTRONICS LETTERS, v.39, no.19, pp.1383 - 1384 | - |
| dc.identifier.wosid | 000185849800014 | - |
| dc.date.tcdate | 2019-01-01 | - |
| dc.citation.endPage | 1384 | - |
| dc.citation.number | 19 | - |
| dc.citation.startPage | 1383 | - |
| dc.citation.title | ELECTRONICS LETTERS | - |
| dc.citation.volume | 39 | - |
| dc.contributor.affiliatedAuthor | Park, HJ | - |
| dc.identifier.scopusid | 2-s2.0-0141904688 | - |
| dc.description.journalClass | 1 | - |
| dc.description.journalClass | 1 | - |
| dc.description.wostc | 20 | - |
| dc.description.scptc | 27 | * |
| dc.date.scptcdate | 2018-05-121 | * |
| dc.type.docType | Article | - |
| dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
| dc.description.journalRegisteredClass | scie | - |
| dc.description.journalRegisteredClass | scopus | - |
| dc.relation.journalResearchArea | Engineering | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
Communities & Collection
Related Researcher
- 박홍준PARK, HONG JUNE
- Dept of Electrical Enginrg