Active Memory Processor for Network-on-Chip Based Architecture
SCIE
SCOPUS
- Title
- Active Memory Processor for Network-on-Chip Based Architecture
- Authors
- Junhee Yoo; Yoo, S; Kiyoung Choi
- Date Issued
- 2012-05
- Publisher
- IEEE
- Abstract
- Memory-intensive operations and their memory access latency are often the performance bottleneck in parallel applications. In this paper, we investigate the concept of active memory operation which is an active data processing operation performed on the memory side. Utilizing the active memory operation, we can replace multiple transactions of memory accesses over the on-chip network and related computations on the processor side with a smaller number of high-level transactions and computations on the memory side. To realize the concept, we have designed a special-purpose processor called active memory processor which is tightly coupled with the memory and executes the active memory operations. In our case studies, we have applied the concept to five real-world applications (parallelized JPEG, FFT, text indexing for data mining, histogram, and eikonal equation solver) running on a 36-tile architecture with 64 cores and four memory tiles and found that the proposed approach can improve performance by 20.5 similar to 259.3 percent.
- Keywords
- Active memory operation; network-on-chip; on-chip communication; shared memory system; MULTIPROCESSORS
- URI
- https://oasis.postech.ac.kr/handle/2014.oak/17357
- DOI
- 10.1109/TC.2011.66
- ISSN
- 0018-9340
- Article Type
- Article
- Citation
- IEEE TRANSACTIONS ON COMPUTERS, vol. 61, no. 5, page. 622 - 635, 2012-05
- Files in This Item:
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.