Open Access System for Information Sharing

Login Library

OASIS Repository @POSTECHLIBRARY

Browsing byAuthor서영훈

전체 가 나 다 라 마 바 사 아 자 차 카 타 파 하

All 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

or enter first few letters:

Sort by:
In order:
Results/Page
Authors/Record:

Showing results 1 to 11 of 11

Issue Date	Title
2011	A 5Gb/s Transmitter with a Self-Calibration of Pre-Emphasis Strength and High-Resolution TDCs for ADPLL Thesis(Doctor), 2011 서영훈
2011-Jun	A 0.63ps Resolution, 11b Pipeline TDC in 0.13um CMOS Symp. on VLSI Circuits, 2011-06-14 박홍준; 심재윤; 서영훈; 김준석
2011-Jun	A 0.63ps Resolution, 11b Pipeline TDC in 0.13μm CMOS Symposium on VLSI Circuits, page. 152 - 153, 2011-06-16 심재윤; 서영훈; 김준석; 박홍준
2010-Feb	A 1 GHz ADPLL with a 1.25ps Minimum-Resolution Sub-Exponent TDC in 0.18μm CMOS IEEE Int. Solid-State Circuits Conf, 2010-02-01 박홍준; 이선규; 서영훈; 서윤재; 심재윤
2010-Feb	A 1GHz ADPLL with a 1.25ps Minimum-Resolution Sub-Exponent TDC in 0.18um CMOS International Solid-State Circuits Conference, 2010-02-10 심재윤; 이선규; 서영훈; 서윤재; 박홍준
2011-May	A 2 GHz Fractional-N Digital PLL with 1b Noise Shaping TDC SOVC2011, 2011-05-28 박홍준; 지동우; 서영훈; 심재윤
2011-Jun	A 2 GHz Fractional-N Digital PLL with lb Noise Shaping ΔΣ TDC Symposium on VLSI Circuits, page. 116 - 117, 2011-06-16 심재윤; 지동우; 서영훈; 박홍준
2009-Feb	A 650Mb/s-to-8Gb/s Referenceless CDR Circuit with Automatic Acquisition of Data Rate IEEE Int. Solid-State Circuits Conf, 2009-02-04 박홍준; 이선규; 김영상; 하현수; 서영훈; 심재윤
2009-Feb	A 650Mb/s-to-8Gb/s Referenceless CDR Circuit with Automatic Acquisition of Data Rate IEEE International Solid-State Circuits Conference, 2009-02-10 심재윤; 이선규; 김영상; 서영훈; 하현수; 박홍준
2013	Analysis of Interference on OFDM Mobile Communication Systems for Coexistence of Multiple Systems Thesis(Master), 2013 서영훈
2001	Photoelectron에 의한 Resist Profile 특성에 관한 연구 Thesis(Master), 2001 서영훈

1

OAK

library@postech.ac.kr Tel: 054-279-2548

Copyrights © by 2017 Pohang University of Science and Technology All right reserved.

Browse

Login Library Help