Open Access System for Information Sharing
All
Title
Author
Subject
Login
Library
Help
검색
HOME
Communities & Collections
Researchers
Title
OASIS Repository@POSTECHLIBRARY
Browsing by AuthorJi-Hoon Lim
전체
가
나
다
라
마
바
사
아
자
차
카
타
파
하
All
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
가
나
다
라
마
바
사
아
자
차
카
타
파
하
All
0-9
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
or enter first few letters:
Sort by:
title
issue date
submit date
type
In order:
Ascending
Descending
Results/Page
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Authors/Record:
All
1
5
10
15
20
25
30
35
40
45
50
Showing results 4 to 4 of 4
Article
Verilog Modeling of Transmission Line for USB 2.0 High-Speed PHY Interface
SCIE
SCOPUS
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, vol. 14, no. 4, page. 463 - 470, 2014-08
Ki-Hwan Seong
;
Ji-Hoon Lim
;
Kim, B
;
Sim, JY
;
Park, HJ
1
Browse
Communities & Collections
Researcher
Title
Login
Library
Help