Open Access System for Information Sharing

Login Library

 

Conference
Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

Void-free bottom-up electroplating for fabrication of through-silicon via

Title
Void-free bottom-up electroplating for fabrication of through-silicon via
Authors
이정수
POSTECH Authors
이정수
Date Issued
26-Oct-2016
Publisher
한국반도체디스플레이기술학회
URI
http://oasis.postech.ac.kr/handle/2014.oak/72358
Article Type
Conference
Citation
2016 반도체디스플레이 심포지움 및 추계학술대회, 2016-10-26
Files in This Item:
There are no files associated with this item.

qr_code

  • mendeley

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher

 LEE, JEONG SOO
Dept of Electrical Enginrg
Read more

Views & Downloads

Browse