A Parallel FPGA Architecture of Dynamic Time Warping for Speech Recognition
- A Parallel FPGA Architecture of Dynamic Time Warping for Speech Recognition
- 정홍; 김용
- POSTECH Authors
- Date Issued
- Article Type
- The 2004 International Technical Conference on Circuits/Systems, Computers and Communications, page. . - ., 2004-07-06
- Files in This Item:
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.