Open Access System for Information Sharing

Login Library

 

Thesis
Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

Organic field-effect transistors with high-k cyanoethyl pullulan-based gate dielectrics

Title
Organic field-effect transistors with high-k cyanoethyl pullulan-based gate dielectrics
Authors
XuWentao
Date Issued
2012
Publisher
포항공과대학교
Abstract
Organic field-effect transistor (OFET)-based electronics offer unique attractions compared to conventional inorganic technologies for their low-cost, large-area coverage and low processing temperatures suitable for flexible electronics. To fully realize flexibility aspects in the low-cost OFET technologies, recent interest has also been directed towards the development of polymer-based gate dielectrics that can be fabricated via easy solution process. However, technical problems such as highoperating voltage, electrical leakage, high curing temperature, low mobility, and hysteresis still exist in the polymer insulated OFETs, restricting their practical applications. To understand these issues and improve device properties, we studied several series of gate insulators, such as polyacrylates (PA), cross-linked cyanoethyl pullulan (CEP), and bilayer dielectrics consisting of CEP and alumina (Al2O3). In Chapter 1, performance of OFETs with PA copolymer cured at various temperatures as a gate insulator was studied. The chemical changes were monitored with FT-IR and the morphology and microstructure of the pentacene layer grown on PA dielectrics were investigated and correlated with OFET device performance. The PA thin film, which was cured at an optimized temperature, showed high dielectric strength (>7 MV/cm), low leakage current density (5×10-9 A/cm2 at 1 MV/cm) and negligible hysteresis in OFET. A field-effect mobility (μ) of ~ 0.6 cm2/Vs, on/off current ratio (Ion/Ioff) of ~105 and inverse subthreshold slope (SS) as low as 1.22 V/dec were achieved. The high dielectric strength made it possible to scale down the thickness of dielectric, and low-voltage operation of -5 V was successfully realized. In Chapter 2, performance of OFETs with high-k cross-linked cyanoethylated pullulan (CLCEP) polymer as a gate dielectric was studied. The optimized film spincoated from the polymer blend showed high dielectric constant (13.4), high capacitance (53.4 nF/cm2, at 1 MHz), and negligible hysteresis enabling reliable and low-voltage OFET operations (-3V). With optimized cross-linking temperature, a fieldeffect mobility of 1.32 cm2/Vs, on/off current ratio (Ion/Ioff) of ~ 105 and a threshold voltage (Vth) as low as -1.05 V were obtained. Also low SS of 0.089 V/dec was obtained which is close to the theoretical value of 0.057 V/dec at room temperature. The number of trap states was estimated from threshold voltage shift and SS values, and was confirmed to be related with OH intensities measured with FT-IR. The morphology and microstructure of the pentacene layer grown on CLCEP dielectrics were also investigated and correlated with OFET device performance. In Chapter 3, the effects of electrical leakage and capacitance density were investigated in low-voltage operated OFETs, and a significant improvement in electrical properties was achieved by compromising the two effects, through inserting an atomic layer deposited (ALD)-Al2O3 thin layer with optimized thickness ~ 5nm between gate substrate and the high-k polymeric gate insulator CEP (Ci,CEP/Al2O3 ~ 85 nF cm-2). High mobility of ~5 cm2/Vs and sharp SS of 0.066 V/dec were obtained, which are one of the highest μ in pentacene FETs so far, and the lowest SS utilizing an organic or hybrid dielectric to date. Note that the theoretical minimum SS at room temperature is 0.057 V/dec. The smooth dielectric surfaces and 2-dimensional (2D) vertical molecular growth in initial pentacene layers contributed to the high performance of OFETs as well. In Chapter 4, low voltage-operable (-1 V ~ -5 V) pentacene field-effect transistors with high performance (μsat ~ 6 cm2/Vs, SS ~ 0.062 V/dec) have been realized, utilizing a high-k cyanoehtylated pullulan/atomic-layer-deposited alumina bilayer gate insulator. We found that the high performance benefit from the ordered dipoles on polymer dielectric surface, which might be the first report about the contributive effects of ordered polymer dielectric surface dipoles on device performance so far. The ordering originates from secondary interactions, a breakup of which could in turn destruct the ordering and lead to a dramatic drop in field-effect mobility by a factor of ~10 (4.91 cm2/Vs to 0.51 cm2/Vs). The interaction and ordering of dipoles were confirmed by XPS and NEXAFS
active layer growth and microstructure were determined by AFM and XRD. Variations in other interfacial factors such as surface roughness, surface energy were found negligible in this study
capacitance density and electrical leakage effect were also excluded as reasons for the dramatic change in electrical properties. In Chapter 5, low-voltage operable OFETs are fabricated utilizing CEP/cross-linker blend as a gate insulator. Superior to previous reports, the dielectrics are effectively curable at low temperatures of 90 ~ 120 ˚C, below glass transition temperatures of conventional plastic substrates for flexible electronics. Adopting suberoyl chloride (SCL) as a cross linker, devices exhibit high field-effect mobility μ ~ 8.6 cm2/Vs, on/off current ratio ~ 105 and small SS of 0.099 V/dec. The high μ correlates the wellstacked 2D grown initial pentacene layers on the dielectrics with locally wellassociated surface dipoles. These dipoles direct well-stacked overgrown pentacene clusters, which then expand to 2D direction to induce large-area crystallinity. Ester groups as produced from SCL extend the association via “knitting up” the inter-dipole gaps. On the other hand, dangling COOH was produced in EDTAD-cured dielectrics, which disrupts the quasi-order by shielding partial dipoles from direct contact with overgrown molecules to cause discontinuous 3D pentacene grains and diminished μ. OFETs with various cross-linking agent cross-linked CEP as a gate insulator were also fabricate and the μ trend was correlated with cyano group surface density. Bending test was also conducted with some devices on flexible substrates.
URI
http://postech.dcollection.net/jsp/common/DcLoOrgPer.jsp?sItemId=000001215868
http://oasis.postech.ac.kr/handle/2014.oak/1354
Article Type
Thesis
Files in This Item:
There are no files associated with this item.

qr_code

  • mendeley

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

Views & Downloads

Browse