Solution-processed n-type fullerene field-effect transistors prepared using CVD-grown graphene electrodes: improving performance with thermal annealing†

Yong Jin Jeong,‡ Dong-Jin Yun,‡ Jaeyoung Jang,‡ Seonuk Park,‡ Tae Kyu An,‡ Lae Ho Kim,§ Se Hyun Kim*‡ and Chan Eon Park*‡

Solution-processed organic field effect transistors (OFETs), which are amenable to facile large-area processing methods, have generated significant interest as key elements for use in all-organic electronic applications aimed at realizing low-cost, lightweight, and flexible devices. The low performance levels of n-type solution-processed bottom-contact OFETs unfortunately continue to pose a barrier to their commercialization. In this study, we introduced a combination of CVD-grown graphene source/drain (S/D) electrodes and fullerene (C_{60}) in a solution-processable n-type semiconductor toward the fabrication of n-type bottom-contact OFETs. The C_{60} coating in the channel region was achieved by modifying the surface of the oxide gate dielectric layer with a phenyl group-terminated self-assembled monolayer (SAM). The graphene and phenyl group in the SAMs induced π–π interactions with C_{60}, which facilitated the formation of a C_{60} coating. We also investigated the effects of thermal annealing on the reorganization properties and field-effect performances of the overlaying solution-processed C_{60} semiconductors. We found that thermal annealing of the C_{60} layer on the graphene surface improved the crystallinity of the face-centered cubic (fcc) phase structure, which improved the OFET performance and yielded mobilities of 0.055 cm^{2}/V·s. This approach enables the realization of solution-processed C_{60}-based FETs using CVD-grown graphene S/D electrodes via inexpensive and solution-process techniques.

1. Introduction

Organic field-effect transistors (OFETs), which are compatible with low-temperature and solution processing methods, have received significant attention as key elements for realizing commercially viable all-organic electronics, including cheap, light, flexible, and large-area electronic products.1–3 These advantages may be accessed primarily by depositing the organic semiconductors onto substrates using various solution processes including novel techniques (spin-coating, layer-by-layer, or Langmuir–Blodgett techniques).4–7

Numbers of studies have attempted to rationally design solution-processable organic semiconductors composed of small molecules and polymers, such as triethylgermylthynyl-substituted anthradithiophene (diF-TEG ADT) or 2,7-dioctyl[1]benzothieno[3,2-b][1]benzothiophene (C8-BTBT), in an effort to achieve a high oxidation stability and good electrical performance.8,9 Pentacene, fullerene (C_{60}), and their derivatives have been extensively studied in small molecule semiconductors.10–12 Among these, C_{60} and its derivatives have been most attractive because of their good solubility in a variety of organic solvents.13,14 However, the studies on the solution-processable C_{60}-based FETs reported to date have focused only on the effects of surface modifications on the insulating layer and solvent dependence of the formation of a stable C_{60} thin film, and the electron transfer properties.15–17

As the field progresses, understanding the characteristics of electrode/semiconductor interfaces has become important because the crystallinity of the semiconductor deposited on electrodes may depend on the surface properties of the electrodes in a bottom-contact configuration. Source/drain (S/D) electrodes are typically patterned prior to the deposition of an organic semiconductor layer.18–20 This configuration avoids damaging the organic semiconductor films during certain patterning processes.21

*Polymer Research Institute, Department of Chemical Engineering, Pohang University of Science and Technology, Pohang, 790-784, Korea. E-mail: cep@postech.ac.kr; Fax: +82-54-279-8298; Tel: +82-54-279-2269
†Analytical Science Laboratory of Samsung Advanced Institute of Technology, SAIT, Yongin 446-712, Republic of Korea
‡Department of Nano, Medical and Polymer Materials, Yeungnam University, Gyeongsan, North Gyeongsang 712-749, South Korea. E-mail: shkim97@yu.ac.kr
‡Electronic supplementary information (ESI) available: Optical microscopy images of the aggregated C_{60} on aluminum electrodes, 2D-GIXD patterns of the C_{60} films deposited onto graphene and thermally annealed at three different T_{x} values (50, 90, or 130 °C), and width-normalized total resistance (R_{W}) values obtained from the C_{60} FETs annealed at three different T_{x} values as a function of the gate voltages are provided. See DOI: 10.1039/c4cp05787b
The development of appropriate S/D electrode materials is, therefore, vital. Metal S/D electrodes (e.g., gold, aluminum, and calcium) are typically used in OFETs, even though these electrodes have hydrophilic surfaces that can hinder uniform C₆₀ film formation via solution processing.²²,²³

CVD-grown graphene films have recently been considered as potential alternative S/D electrodes for use in OFETs due to their thinness, high electrical conductivity, and good oxidation/thermal stabilities.²⁴–²⁶ The two-dimensionally flat sp² carbon network of a graphene film can interact with the molecules of a carbon-based organic semiconductor including C₆₀.²⁶–²⁸ This organic/organic interface between graphene and an organic semiconductor could reduce the contact resistance compared to the metal/organic semiconductor interface having high contact resistance due to the formation of an unfavorable interface dipole layer.²⁰,²³,³⁰ To enlarge the benefits of graphene S/D electrodes, it is necessary to investigate the growth behavior of C₆₀ molecules on graphene, and the ways to improve the crystalline morphology of C₆₀ on the graphene, with a goal to enhance device performance.

Here, we prepared the C₆₀ thin films deposited on graphene S/D electrodes using solution processing techniques toward the fabrication of bottom-contact OFETs for the first time. Moreover, we studied the effects of thermal annealing on the crystallinities, morphologies, and OFET performances of C₆₀ thin films on graphene. Uniform C₆₀ thin films may be obtained by treating the surfaces of the oxide dielectric layers with self-assembled monolayers (SAMs) that include terminal phenyl groups.³¹ Higher annealing temperatures physicochemically reorganized the C₆₀ molecules and yielded their thin films on the graphene electrodes with better crystallinities and fcc structures. The resulting OFETs exhibited high performances with an average mobility of 0.055 cm² V⁻¹ s⁻¹ using the graphene S/D electrodes. This study enables the realization of C₆₀ bottom-contact FETs using CVD-grown graphene S/D electrodes via inexpensive and solution-process techniques.

2. Experimental section

The graphene was synthesized on a 25 µm thick copper foil using CVD methods at low pressures. The graphene layers were then transferred onto a pre-cleaned SiO₂/Si substrate, as described previously.²²,¹² The CVD-grown graphene was monolayer films with some existing bilayer islands and from the scanning electron microscopy image and Raman spectra, as shown in Fig. S1 in the ESI.³³,³⁴ The SiO₂/Si substrate was cleaned by piranha treatment, followed by multiple DI water rinses and then further cleaned by exposure to UV-ozone (UVO) for 20 min. After thermal annealing above 350 °C for 1 h to obtain the cleaned graphene surface, the graphene was patterned by using standard photolithography. The device fabrication steps are briefly summarized in Fig. 1. A negative-type photoresist (PR) was spin-coated onto the graphene films and then exposed to UV light through a photomask. The PR was then washed away using a developer and DI water. All parts of the graphene films other than the part used as a S/D or contact electrode were not covered by the PR and were etched with the O₂ plasma. The phenyl group-terminated SAM treatment was accomplished by applying phenyltrimethoxysilane (PTS) (C₆H₅Si(OCH₃)₃, 97%, Aldrich Co.) to the 300 nm thick SiO₂/Si substrates. The substrates were exposed to UVO for 10 min and then to PTS vapor at 140 °C for 40 min. The substrates were...
then baked at 120 °C for 20 min. After the PR had been removed in a warm acetone solution (Fig. S2 shows the optical microscopy image of patterned graphene electrodes without contact pad, ESI†), a 0.6% C₆₀ solution in dichlorobenzene was spin-coated to cover the substrates with graphene S/D electrodes. The C₆₀ thin film coatings were thermally annealed at 50, 90, or 130 °C for 1 h and then were slowly cooled to room temperature in a vacuum chamber. The channel width (W) of the OFETs was 1000 μm, and the channel lengths (L) were 20, 50, 100, or 150 μm. The C₆₀ was spin-coated onto the substrates in a N₂-rich glove box, and the other fabrication steps were performed in ambient air (RH: 40% ± 10%).

All electrical measurements were performed using a Keithley 4200 SCS in a N₂-rich glove box. The morphologies of the C₆₀ films were investigated using atomic force microscopy (AFM, Multimode AFM, Digital Instruments), and their θ–2θ mode out-of-plane X-ray diffraction (XRD) patterns and two-dimensional grazing incidence wide-angle XRD (2D-GIXD) patterns were collected using a synchrotron X-ray beam source at the 5A and 3C beamline of the Pohang Accelerator Laboratory (PAL). The work functions of the graphene electrodes and the energy level alignment of the C₆₀/graphene structures were investigated using ultraviolet photoelectron spectroscopy (UPS, beam diameter: 5 mm). The top-surface regions of the C₆₀ layers were cleaned using an Ar gas cluster ion beam sputtering process prior to the UPS measurements in order to remove air contamination and any oxidized C₆₀ layers. The optical band gap of C₆₀ was studied using reflective electron energy loss spectroscopy (REELS, using an electron gun and a photodetector manufactured by PSP Vacuum Technology Ltd.). The water contact angles were measured using SEO300A.

3. Results and discussion

The water contact angles (θ_water) on the UVO-exposed and PTS-modified SiO₂/Si substrates (prepared using the vapor deposition method) were measured to confirm whether the substrates were effectively modified with PTS by the vapor deposition method. Fig. 2a shows the optical images captured while the water droplets were seeded onto the UVO- and PTS-modified SiO₂/Si substrates. The values of θ_water on the UVO-treated SiO₂/Si substrates were less than 1°, whereas those obtained from the PTS-modified SiO₂/Si substrates were found to be ~54 ± 2°, which are smaller than the values reported for the PTS-modified SiO₂/Si substrates prepared using the solution dipping method.35,36 In addition, the contact angle of dichlorobenzene on PTS SAM modified substrates had the value of ~11 ± 2° (Fig. S3, ESI†), in good agreement with the reported values.37 These results suggested that the SiO₂/Si substrate surfaces were effectively modified with the PTS-SAM.

The wettability of C₆₀ at the electrode and channel regions was examined by spin-casting 25 nm thick C₆₀ films onto the substrates bearing graphene S/D electrodes. The channel areas were modified with the PTS-SAM or were left unmodified. C₆₀ was only deposited onto the graphene electrodes in the substrate prepared without the PTS modification, and the C₆₀ layer was fully dewetted from the SiO₂ (Fig. 2b). By contrast, the PTS modification allowed C₆₀ to form a wetted film on the channel, leading to the successful deposition of C₆₀ films onto both the graphene and channel regions (Fig. 2c). These results may have been facilitated by π–π interactions between the C₆₀ molecules and the two-dimensional carbon sheet formed by a honeycomb lattice of graphene and phenyl groups in the PTS-SAM.16,31 In this way, it was possible to fabricate bottom-contact C₆₀ FETs using spin-coating techniques if the graphene and PTS-SAM were organized as an S/D electrode and a channel modifying layer, respectively. On the other hand, the metal electrodes prepared with aluminum could not be used in solution-processed C₆₀ FETs with a bottom-contact geometry because C₆₀ molecules were aggregated on the metal electrodes during the spin-coating process, as shown in Fig. S4 (ESI†).

High OFET performances require highly crystalline semiconductor thin films that favor effective charge transport and enhanced mobility.18 Previous studies have used thermal treatment with heating around 100 °C to enhance the crystallinity of C₆₀ in a polymer gate dielectric, resulting in improved OFET performances.15 In the present work, C₆₀ thin films deposited onto graphene were annealed at a variety of temperatures. AFM, XRD, 2D-GIXD, and UPS analyses were performed to examine the effects of thermal annealing on the crystalline morphology and electronic structure of the C₆₀ film on graphene, as well as to establish the optimal conditions (such as annealing temperature (Tₐ)) for achieving a high OFET performance.

Fig. 3a–c show the AFM topography images and height profiles of C₆₀ thin films prepared on graphene S/D electrodes after thermal annealing at three different Tₐ values of 50, 90, or 130 °C, respectively. The C₆₀ molecules in the films deposited on graphene formed a miliary topology of small ellipsoidal balls.
Some of the C$_{60}$ molecular bunches formed aggregates on the graphene electrode in the films that were thermally annealed at 50 °C, whereas the self-organized C$_{60}$ molecules were present in the films deposited on graphene after thermal annealing at 90 or 130 °C. The rms roughness ($R_{\text{rms}}$) of the C$_{60}$ films annealed at 50 °C was much higher than the value obtained after annealing at 90 or 130 °C. The cross-sectional height profiles also revealed that the C$_{60}$ layer formed a flat and smooth film on graphene after thermal annealing at 90 or 130 °C, whereas some C$_{60}$ molecules were aggregated to form 20–40 nm thick bunches on graphene after thermal annealing at 50 °C.

In addition to the morphological studies conducted using AFM analysis, we also investigated the X-ray diffraction patterns to analyze the crystalline structure of the C$_{60}$/graphene bilayer. Fig. 4a shows the $\theta$–2$\theta$ mode out-of-plane XRD patterns obtained from the thermally annealed C$_{60}$ films deposited onto graphene at various $T_A$ values. As shown in the XRD patterns, the out-of-plane XRD peak intensity obtained from the C$_{60}$ film annealed at 130 °C was much higher than the corresponding peaks in films annealed at 50 °C or 90 °C, suggesting better crystallinity along the out-of-plane direction as a result of thermal annealing at high $T_A$. The intense peak at $q_z = 0.75$ Å$^{-1}$ and the small peak at $q_z = 1.52$ Å$^{-1}$ in the out-of-plane XRD patterns obtained from a C$_{60}$ thin film corresponded to the (111) and (311) reflections, respectively. Previous studies revealed that the C$_{60}$ crystals formed a face-centered cubic (fcc) phase structure.$^{15,17,39}$

The relationship between the crystallinity and $T_A$ was further explored and an in-depth analysis of the crystalline structure of the C$_{60}$ thin films prepared on graphene was conducted by collecting 2D-GIXD measurements. Fig. 5a–c (ESI†) show the 2D-GIXD patterns obtained from a C$_{60}$ layer annealed at various $T_A$. The 2D-GIXD patterns obtained from the C$_{60}$ film annealed at 130 °C displayed reflection spots with apparent intensities that were higher than those obtained from other patterns, strongly suggesting that the C$_{60}$ molecules formed more extensive crystal structures as $T_A$ increased, in good agreement with the XRD analysis.

The hypothesis described above, that the C$_{60}$ crystals formed an fcc phase structure, was tested by indexing the 2D-GIXD patterns collected from C$_{60}$ films deposited onto graphene and thermally annealed at 130 °C. The measured patterns were compared with C$_{60}$ fcc reference patterns reported in previous studies, as shown in Fig. 4b.$^{40–42}$ The lower spectrum shown in Fig. 4b reveals the integrated GIXD intensity in the in-plane direction. All structural information collected from the XRD and 2D-GIXD profiles indicated that the crystalline growth in the C$_{60}$ films formed an fcc phase structure on graphene. Some peaks were absent, and even the 2D-GIXD profile peaks observed in Fig. 4b had lower intensities than the corresponding peaks obtained from reference fcc C$_{60}$ structures. Because film formation via solution processing may be disrupted by the presence of solvent molecules, solution-deposited C$_{60}$ molecules formed random crystalline domains more frequently than did C$_{60}$ molecules deposited through vacuum evaporation processes.

The electron injection barrier at the C$_{60}$/graphene interface was examined by collecting UPS spectra and performing REELS analyses of the C$_{60}$/graphene structures annealed at different $T_A$. Fig. 5a–c show the UPS spectra (secondary cut-off and valence band region) and REELS spectra of C$_{60}$/graphene films annealed at different $T_A$. The graphene layers examined here were thermally treated at 350 °C for 1 h to remove the polymer residue that remained after the transfer process. In general, thermal treatment of transferred graphene induced charge transfer between graphene and SiO$_2$, which resulted in p-type...
graphene doping. Therefore, the work functions of the thermally annealed graphene films were found to be 4.81 eV evaluated from the UPS data (Fig. 5a). The vacuum level shift and electron injection barrier ($\Phi_{E,B}$) between C$_{60}$ and graphene were calculated using the UPS and REELS spectra. $\Phi_{E,B}$ was calculated from the difference between the lowest unoccupied molecular orbital (LUMO) level of C$_{60}$ and the Fermi energy level ($E_f$) of graphene. This value also corresponded to the difference between the band gap ($E_g$) and the hole injection barrier ($F_{H.B} = E_{HOMO} - E_f$, where HOMO refers to the highest occupied molecular orbital). The band gap of the C$_{60}$ film deposited onto each sample was measured directly from the electron energy level difference between the zero-energy loss position and the onset of the minimum energy loss peak in the REELS spectra. Although the band gap of an organic semiconductor measured using REELS data is generally lower than the corresponding transport band gap due to the exciton binding energy difference, these results demonstrated that carrier injection could be facilitated in OFETs by reducing the electron injection barrier from graphene to C$_{60}$ after thermal annealing at high $T_A$.

The CVD-grown graphene films were used as S/D electrodes and the SiO$_2$ surface was modified with a PTS-SAM to enable the fabrication of solution-processed C$_{60}$ FETs prepared using a bottom-contact geometry, as shown in Fig. 6a. The device characteristics, determined by measuring the electrical properties of the OFETs, were examined in three different C$_{60}$ FETs prepared under various $T_A$ values to investigate the effects of thermal annealing of the spin-coated C$_{60}$ films. Fig. 6b and c show, respectively, the transfer and output characteristics of the OFETs. The field-effect mobility ($\mu$) in the saturation regime (drain voltage, $V_D = 80$ V) was calculated from the slope of the square root drain current ($I_D^{1/2}$) versus the gate voltage ($V_G$) using the following equation:

$$I_D = \frac{\mu C_l W}{2L} (V_G - V_{th})^2$$  \hspace{1cm} (1)

where $C_l$ is the capacitance per unit area of the gate dielectric ($\approx 10$ nF cm$^{-2}$) and $V_{th}$ is the threshold voltage. The electrical
Fig. 5  Comparative UPS spectra showing the secondary cutoff region (a) and valence regions (b) of C$_{60}$/graphene films annealed at different $T_a$ (50, 90, or 130 °C). (c) REELS spectrum of a C$_{60}$/graphene film. Schematic energy diagram of the C$_{60}$/graphene film interface after annealing at (d) 50 °C, (e) 90 °C, or (f) 130 °C, including the work function of the graphene films, the HOMO and the LUMO levels, the electron injection barriers, and the vacuum level shift. The electron injection barriers between graphene and the thermally annealed C$_{60}$ films were calculated from the UPS and REELS spectra.
characteristics of the OFETs are summarized in Table 1. As $T_A$ increased, the resulting C$_{60}$ FETs showed higher mobilities and on-state currents, demonstrating that high C$_{60}$ crystallinity improved the OFET performance. The C$_{60}$ FET devices that were thermally annealed at 130 °C exhibited the highest electrical performances, with an average $\mu$ of 0.055 ± 0.004 cm$^2$ V$^{-1}$ s$^{-1}$ and an on/off ratio of $10^6$.

The origin of these field-effect mobility variations was investigated by calculating the contact resistance of each device using the transfer-line method.\textsuperscript{21,47} The total width-normalized resistances ($R_{totalW}$) were determined from the inverse slope of the $I$-$V$ curve for each device ($W = 1000$ $\mu$m and $L = 20, 50, 100, 150$ $\mu$m) in the linear regime at each gate voltage (Fig. S6, ESI$^\dagger$).

The $R_{totalW}$ value could be expressed as

$$R_{totalW} = R_C W + \frac{L}{\mu C_D (V_G - V_{th})}$$

where $R_C$, $\mu$, and $V_{th}$ are the width-normalized contact resistance, intrinsic field-effect mobility, and threshold voltage, respectively. Therefore, $R_{totalW}$ could be approximated based on the $y$-intercept of the linear extrapolation of the plots of $R_{totalW}$ versus channel length ($L$). Fig. 6d plots the width-normalized contact resistances ($R_C$) of these OFETs under various gate voltages. It should be noted that the C$_{60}$ FET devices thermally annealed at 130 °C showed the smallest contact resistances between the electrode and the active layer. These results demonstrated that highly crystalline C$_{60}$ films formed on the graphene S/D electrodes and a small charge injection barrier in C$_{60}$/graphene led to a small $R_C$, which enhanced the OFET performance. Because thermal annealing also increased the crystallinity of C$_{60}$ in the channel area,\textsuperscript{15} the channel resistance may also be reduced by thermal annealing. Therefore, we believed that reductions in both the contact and channel resistances contributed to the high OFET performances in C$_{60}$-based FETs.

**Table 1** Electrical characteristics of the C$_{60}$ FETs prepared using graphene S/D electrodes and thermally annealed at various $T_A$ values (50, 90, and 130 °C)

<table>
<thead>
<tr>
<th>$T_A$ [°C]</th>
<th>$\mu$ [cm$^2$ V$^{-1}$ s$^{-1}$]</th>
<th>$V_{th}$ [V]</th>
<th>$I_{on/off}$</th>
<th>SS [V dec$^{-1}$]</th>
</tr>
</thead>
<tbody>
<tr>
<td>50</td>
<td>0.002 ± 0.001</td>
<td>2.93</td>
<td>$\sim 10^4$</td>
<td>$-3.45$</td>
</tr>
<tr>
<td>90</td>
<td>0.027 ± 0.002</td>
<td>3.20</td>
<td>$\sim 10^3$</td>
<td>$-3.88$</td>
</tr>
<tr>
<td>130</td>
<td>0.055 ± 0.004</td>
<td>2.39</td>
<td>$\sim 10^6$</td>
<td>$-3.28$</td>
</tr>
</tbody>
</table>

Fig. 6  (a) Schematic illustration of a bottom-contact C$_{60}$ FET prepared using graphene S/D electrodes in this study. (b) Transfer characteristics in the saturation regime ($V_D = 80$ V), and (c) output characteristics of three types of C$_{60}$ FETs prepared using graphene S/D electrodes and thermally annealed at various $T_A$ values (50, 90, or 130 °C). The channel lengths ($L$) and widths ($W$) of the OFETs were 100 and 1000 $\mu$m, respectively. (d) The $R_C W$ values for three types of C$_{60}$ FETs prepared using graphene S/D electrodes, as a function of the $V_C$ values.
4. Conclusions

In conclusion, we realized solution-processable C60-based bottom-contact OFETs for the first time by using CVD-grown graphene as the S/D electrodes. C60 was effectively spin-coated onto graphene, which formed stabilizing $\pi-\pi$ interactions, whereas the film was not spin-coated onto the metal electrodes. In the channel region, the phenyl group of the SAM formed $\pi-\pi$ interactions with the C60 molecules, which further stabilized the C60 coating and enabled OFET preparation. We found that the thermally annealed C60 films on graphene displayed surprisingly good crystallinities and low electron injection barriers between the graphene and C60, leading to effective charge injection and transport. The resulting devices exhibited field effect mobility values up to 0.055 cm$^2$ V$^{-1}$ s$^{-1}$ with high on/off ratios exceeding 10$^6$. These results constitute significant progress toward the realization of all-organic integrated devices based on CVD-grown graphene electrodes prepared using inexpensive and simple fabrication techniques.

Acknowledgements

This work was supported by a grant from the National Research Foundation of Korea (NRF), funded by the Korean Government (MSIP) (2014R1A2A1A05004993). The authors thank the Pohang Accelerator Laboratory for providing access to the 5A and 3C beamlines used in this study.

References